copy and paste this google map to your website or blog!
Press copy button and paste into your blog or website.
(Please switch to 'HTML' mode when posting into your blog. Examples: WordPress Example, Blogger Example)
What does PHY refer to? - Electrical Engineering Stack Exchange a PHY is a type of Ethernet physical layer (eg 100BASE-TX, 10BASE-T) a PHY is an Ethernet transceiver IC (eg an IC that converts 100BASE-TX to MII RMII) a PHY is a physical layer device (more than just the transceiver IC) Is PHY ambiguous and can refer to all of these or did I understand something wrong?
microcontroller - Why are Ethernet MAC and PHY separate? - Electrical . . . The PHY also dissipates a significant amount of power all by itself And sometimes different media require different PHYs, but the MAC can be the same For all of these reasons, it makes sense to keep it as a separate chip That said, there are some chips targeted for embedded applications that include both Wiznet, for one, has products in
what is the difference between PHY and MAC chip A PHY chip or layer converts data between a "clean" clocked digital form which is only suitable for very-short-distance (i e inches) communication, and an analogue form which is suitable for longer range transmission It has no particular clue as to what any of the bits "mean", nor how they should be interpreted or assembled The MAC chip or layer receives bits from the PHY, detects packet
Router: MPU and PHY separate or together? I'm designing a router and have noticed that some designs use a 'MPU with built in PHY' package on a single chip, whereas others use a PHY IC communicating to a separate CPU MPU IC over PCIe What'
phy - RSET pin function of RTL8211E - Electrical Engineering Stack Exchange I'm using Realtek's ethernet PHY RTL8211E, but can't figure out what's the purpose of pin 'RSET', and how to connect it The only datasheet I can find is here On page 12 of the datasheet you provided, it says: And if you look at the high level circuit diagram on page 5, it shows the pin feeds a bandgap stage
KSZ8081RNA PHY Design - Electrical Engineering Stack Exchange I am designing a circuit using the KSZ8081RNAIA Ethernet PHY, and I have a question regarding the use of pin 23 (LED pin) The datasheet can be found here As I understand it, pin 23 is a strap-in
Why do Ethernet PHY magnetics have a center tap? I've a question with the Ethernet PHY connection to the RJ45 connector With either discrete or integrated magnetics, either with voltage mode PHY or current mode PHY, what is the purpose of the ce
sgmii auto negotiation - how long should this take? The external phy (Marvel m88e1111) is configured via pull up dn to auto connect on power up and auto-negotiate - This works great with the switch It's the INTERNAL phy to the Marvell negotiation that seems to fail (50% of the time) that is a problem and prompts my questions